

FIG. 1




FIG. 2





FIG. 3



# FIG. 4




FIG. 5




FIG. 6




FIG. 2





FIG. 8





# FIG. 9

## ZBR TABLE (NTSC)

ZONE	CYLINDER ADDRESS	NUMBER OF SECTORS	
1	0001-0500	567	(OUTER CIRCUMFERENCE)
2	0501-1000	544	
3	1001-1500	536	
4	1501-2000	518	
5	2001-2500	498	
6	2501-3000	480	
7	3001-3500	480	
8	3501-4000	462	
9	4001-4500	442	
10	4501-5000	424	
11	5001-5500	416	(INNER CIRCUMFERENCE)
12	5501-6000	393	

# FIG. 10

## ZBR TABLE (PAL)

ZONE	CYLINDER ADDRESS	NUMBER OF SECTORS	
1	0001-0500	561	(OUTER CIRCUMFERENCE)
2	0501-1000	534	
3	1001-1500	525	
4	1501-2000	501	
5	2001-2500	480	
6	2501-3000	459	
7	3001-3500	459	
8	3501-4000	445	
9	4001-4500	431	
10	4501-5000	415	
11	5001-5500	409	(INNER CIRCUMFERENCE)
12	5501-6000	391	

FIG. 11A




FIG. 11B




FIG. 12




FIG. 13A

LOGICAL SECTOR	CYLINDER	MEDIA	SECTOR
L <sub>ki</sub>	CYL <sub>ki</sub>	MED <sub>ki</sub>	SEC <sub>ki</sub>

FIG. 14

DATA NO.	DISK ID	LOGICAL SECTOR	SIZE
k	P	L <sub>kp</sub>	S <sub>kp</sub>
		D <sub>k1</sub>	S <sub>k1</sub>
		D <sub>k2</sub>	S <sub>k2</sub>
		:	:
	D <sub>kn</sub>	L <sub>kn</sub>	S <sub>kn</sub>


FIG. 13B

LOGICAL SECTOR	CYLINDER	MEDIA	SECTOR
0	0	0	0
1	0	0	1
2	0	0	2
3	0	0	3
4	0	0	4
5	0	0	5
6	0	0	6
7	0	0	7
:	:	:	:


FIG. 15

FRAME NO.	DISK ID	START LOGICAL SECTOR	SECTOR SIZE	
1	1	0	567	← PARITY DATA (P1)
	2	599600	393	← FIRST SUBBLOCK DATA (S1-1)
	3	0	567	← SECOND SUBBLOCK DATA (S1-2)
	4	599600	393	← THIRD SUBBLOCK DATA (S1-3)
	5	0	567	← FOURTH SUBBLOCK DATA (S1-4)
2	2	0	567	← PARITY DATA (P2)
	3	599600	393	← FIRST SUBBLOCK DATA (S2-1)
	4	0	567	← SECOND SUBBLOCK DATA (S2-2)
	5	599600	393	← THIRD SUBBLOCK DATA (S2-3)
	6	0	567	← FOURTH SUBBLOCK DATA (S2-4)
3	3	600	567	← PARITY DATA (P3)
	4	599200	393	← FIRST SUBBLOCK DATA (S3-1)
	5	600	567	← SECOND SUBBLOCK DATA (S3-2)
	6	599600	393	← THIRD SUBBLOCK DATA (S3-3)
	1	600	567	← FOURTH SUBBLOCK DATA (S3-4)
4	4	600	567	← PARITY DATA (P4)
	5	599200	393	← FIRST SUBBLOCK DATA (S4-1)
	6	600	567	← SECOND SUBBLOCK DATA (S4-2)
	1	599600	393	← THIRD SUBBLOCK DATA (S4-3)
	2	600	567	← FOURTH SUBBLOCK DATA (S4-4)
...	...	...	...	
...	...	...	...	
...	...	...	...	
...	...	...	...	


FIG. 16




# FIG. 17




# FIG. 18



# FIG. 19




# FIG. 20





# FIG. 21



# FIG. 22






FIG. 23



# FIG. 24



# FIG. 25




FIG. 26







FIG. 27




## FIG. 28



## FIG. 29




## FIG. 30





# FIG. 31



# FIG. 32






FIG. 33



# FIG. 34A



# FIG. 34B




FIG. 35A






FIG. 35B




# FIG. 36




# FIG. 37A

10 BITS ↔ 32 BITS CONVERSION




# FIG. 37B

8 BITS ↔ 32 BITS CONVERSION




# FIG. 38

64 BITS (DMAC) ↔ 32 BITS



# FIG. 39



# FIG. 40








FIG. 41

DMA COMMAND  
(RECORDING)



# FIG. 42



# FIG. 43





FIG. 44



# FIG. 45

DMA COMMAND  
(NO ERROR AT TIME  
OF REPRODUCTION)


aO
bO
cO
dO
NUMBER OF LOOPS

# FIG. 46

DMA COMMAND  
(ERROR AT TIME OF  
REPRODUCTION)

aO
bO
pO
dO
ERROR IN NUMBER OF LOOPS CO

# FIG. 47



# FIG. 48

DATA NUMBER (PACKET TRASFER BLOCK)	0	1	2	3	4	5	6	...
SELECTOR 451	A	A	A	A	A	A	A	
SELECTOR 455	A	A <sup>^</sup> B	A <sup>^</sup> B	A <sup>^</sup> B	A	A <sup>^</sup> B	A <sup>^</sup> B	
INPUT DATA	0	1	2	3	4	5	6	
DELAY ELEMENT 403	0	0 <sup>^</sup> 1	0 <sup>^</sup> 1 <sup>^</sup> 2	0 <sup>^</sup> 1 <sup>^</sup> 2 <sup>^</sup> 3	4	4 <sup>^</sup> 5	4 <sup>^</sup> 5 <sup>^</sup> 6	
PARITY DATA OUTPUT	0	0 <sup>^</sup> 1	0 <sup>^</sup> 1 <sup>^</sup> 2	0 <sup>^</sup> 1 <sup>^</sup> 2 <sup>^</sup> 3	4	4 <sup>^</sup> 5	4 <sup>^</sup> 5 <sup>^</sup> 6	

PARITY TO  
BE FOUND

PARITY GENERATION

# FIG. 49A

DATA NUMBER (PACKET TRASFER BLOCK)	0	1	2(P)	3
DELAY ELEMENT 401-1	-	-	-	0
DELAY ELEMENT 401-2	-	-	0	1
DELAY ELEMENT 401-3	-	0	1	2NG
DELAY ELEMENT 401-4	0	1	2NG	3
DELAY ELEMENT 402	0	0^1	0^1^P	0^1^P^3=2
DELAY ELEMENT 403	-	-	-	-
SELECTOR 452	A	A	A	A
SELECTOR 453	A	A	A	A
SELECTOR 454	A	A^B	A^B	A^B
SELECTOR 455	B	B	B	B
OUTPUT	-	-	-	-

DATA CORRECTION

FIG. 49

FIG. 49A	FIG. 49B
----------	----------



FIG. 49B

4	5	6(P)	7	8	9	10
1	2NG	3	4	5	6NG	7
2NG	3	4	5	6NG	7	8
3	4	5	6NG	7	8	9
4	5	6NG	7	8	9	10
2	2	2	2	8	8^9	8^9^10
4	4^5	4^5^P	4^5^P^7=6	6	6	6
A	A	A	A	B	B	B
A	A	[B]	A	A	A	[B]
B	B	B	B	A	A^B	A^B
A	A^B	A^B	A^B	B	B	B
0	1	2 (COREC- TED)	3	4	5	6 (COREC- TED)

# FIG. 50







FIG. 51




# FIG. 52



# FIG. 53



# FIG. 54



# FIG. 55




FIG. 56







FIG. 57



# FIG. 58




# FIG. 59





# FIG. 60



# FIG. 61




FIG. 62A

DISK ID FRAME SIGNAL	1	2	3
1	P1 (OUTER)	S1-1 (INNER)	S1-2 (OUTER)
2		P2 (OUTER)	S2-1 (INNER)
3	S3-4 (OUTER)		P3 (OUTER)
4	S4-3 (INNER)	S4-4 (OUTER)	
5	S5-2 (OUTER)	S5-3 (INNER)	S5-4 (OUTER)
6	S6-1 (INNER)	S6-2 (OUTER)	S6-3 (INNER)
7	P7 (OUTER)	S7-1 (INNER)	S7-2 (OUTER)
8		P8 (OUTER)	S8-1 (INNER)
9	S9-4 (OUTER)		P9 (OUTER)
10	S10-3 (OUTER)	S10-4 (OUTER)	
	.	.	.
	.	.	.
	.	.	.


FIG. 62

FIG. 62A	FIG. 62B
----------	----------

# FIG. 62B

4	5	6
S1 3 (INNER)	S1-4 (OUTER)	
S2 2 (OUTER)	S2-3 (INNER)	S2-4 (OUTER)
S3 1 (INNER)	S3-2 (OUTER)	S3-3 (INNER)
P4 (OUTER)	S4-1 (INNER)	S4-2 (OUTER)
	P5 (OUTER)	S5-1 (INNER)
S6 4 (OUTER)		P6 (OUTER)
S7 3 (INNER)	S7-4 (OUTER)	
S8 2 (OUTER)	S8-3 (INNER)	S8-4 (OUTER)
S9 1 (INNER)	S9-2 (OUTER)	S9-3 (INNER)
P10 (OUTER)	S10-1	S10-2 (OUTER)
.	.	.
.	.	.
.	.	.

FIG. 63



201





FIG. 64




FIG. 65A

REPRODUCTION



FIG. 65B

INPUT



FIG. 65C

RECORDING



FIG. 66





FIG. 67





# FIG. 68




FIG. 69




FIG. 70




FIG. 71




FIG. 72






FIG. 73



# FIG. 74








FIG. 76





FIG. 77



F I G. 78




FIG. 79A




FIG. 79B



FIG. 79C




FIG. 79D




FIG. 79E



FIG. 79F



FIG. 80






FIG. 81A




FIG. 81B




FIG. 81C




FIG. 81D




FIG. 81E



FIG. 81F

FIG. 82




FIG. 83

